Abstract-We present a new pass-transistor adiabatic logic (PAL) that operates from a single power-clock supply and outperforms the previously reported adiabatic logic techniques in terms of its energy use. PAL is a dual-rail logic with relatively low gate complexity: a PAL gate consists of true and complementary NMOS functional blocks, and a pair of cross-coupled PMOS devices. In simulation tests using a standard 1.2 CMOS technology, the circuit has been found to operate up to 160 MHz clock frequency and down to 1.5 V peak-to-peak sinusoidal power-clock supply. Operation of a 1600-stage PAL shift register fabricated in the 1.2 CMOS technology has been experimentally verified.
I. INTRODUCTION
L OW-ENERGY operation is a must in many portable and battery operated systems. Development of adiabatic logic, as an approach to reduce energy consumption of digital logic, has really taken off recently in the works of Athas, Koller and Svensson [1] , [4] , Younis and Knight [2] , Hinman and Schlecht [3] , Dickinson, Denker, Avery, Kramer, and Gabara [5] - [8] . The proposed adiabatic logic circuits utilize ac power supplies to recycle the energy used to charge node capacitances in the circuit. Although several interesting approaches have been presented, each encompassing many clever ideas, several weaknesses of these circuits can be identified: the implementation is overly complex [2] ; the logic gates are not well suited for CMOS implementation [3] ; multiple power-clock supplies are needed for proper stage-to-stage interfacing [4] - [7] ; nonadiabatic transitions may compromise the energy savings [8] .
In this paper we describe a new pass-transistor CMOS adiabatic logic (PAL) that requires only one sinusoidal powerclock supply, has simple implementation, and outperforms the previously published adiabatic logic families [6] , [7] in terms of energy consumption.
II. PAL OPERATION
PAL is a dual-rail logic with pass-transistor NMOS functional blocks and , and a pair of cross-coupled PMOS devices in each stage, as illustrated by the example of Fig. 1 clock PC. Operation of the gate in Fig. 1 can be summarized as follows: initially PC 0, and PC starts to raise. Suppose that the inputs and are high, making a conducting path from the power-clock PC to the output . Given that is connected to PC, will start raising from 0 toward the peak of PC. The node will be "tri-state" and kept close to 0 V by the load capacitance of the subsequent gates. As the power clock PC ramps up, the PMOS transistor turns on, and the output is charged up to the peak of PC. The transistor will stay off. The power clock will then ramp down toward zero, recovering the energy stored on the node capacitance. The complexity of the logic gate is relatively low, close to that of the style proposed in [7] . The dual-rail nature of the PAL implies that the function will have to be duplicated as . However, this will not necessarily result in a 100% duplication because it is possible to "share" transistors in the realization of the NMOS functional blocks and .
In a chain of PAL gates, the sinusoidal voltage PC supplies all even logic stages, while the inverted (phase-shifted by 180 ) sinusoidal voltage PC supplies all odd logic stages. Both PC and PC can be obtained from an efficient single-inductor oscillator [5] , [8] , [9] that can serve as the PAL power supply.
The stage-to-stage interface is illustrated in Fig. 2 , where the functional block per stage is a single NMOS pass transistor. consumption waveform shows how the energy is first delivered from the power-clock supply during the part of the clock period when PC is raising, and is then partially recovered during the part of the period when PC is going down. In this example, the energy loss per clock period is 19 fJ per gate.
Details of waveforms during one power-clock period are shown in Fig. 3 . The logic operation has only two phases: evaluate , when the power clock is ramping up, and [7] , and the 2N2D logic [6] . All device sizes are the same: W=L = 1.8 m/1.2 m. The peak power-clock voltage is 3 V.
at the peak of the power clock. Therefore, the output node will begin to ramp up following the power clock PC. Once the voltage difference between and increases above , where is the PMOS threshold voltage, turns on and the node capacitance is charged up through to the peak of PC. As shown by the current waveforms and , the charge is initially supplied to the output node through (through the NMOS functional block ), and then by the PMOS device . The other PMOS device stays off during this clock period because closely follows PC and is always greater than . The complementary output is tri-stated, and would ideally stay at 0 during the clock period when follows the power clock. However, as shown by the simulation waveforms of Fig. 3, does not stay at zero. This is because the device (the complementary NMOS functional block ) is conducting during a brief interval at the beginning, and at the end of the PC period, and because of capacitive coupling from the previous stage. Since is turned off earlier than , and since the charge-up at node is not supported by the PMOS device , the peak of is significantly lower than the peak of . Fig. 4 shows how the peak of the logic high and the logic low outputs depend on the peak of the power-clock supply. The results are obtained by simulation of the chain of PAL gates shown in Fig. 2 at the power-clock frequency equal to 20 MHz. The correct logic levels can be sampled at the peak of the power clock, although the tri-stated output is susceptible to parasitic charge coupling.
During the discharge phase , the power clock is ramping down. Initially, the discharge of the node is assisted by the PMOS device . At the time when PC approaches zero, logic high inputs are close to the peak of PC, and the final portion of the discharge is done through the conducting functional block. Above-threshold logic low inputs help discharge both outputs down to approximately zero volts without excess energy loss. Fig. 5 shows the Spice simulation waveforms obtained for a chain of 2:1 MUX gates of Fig. 1 (extracted from layout) , using device models available for a standard 1.2 CMOS technology. Logic inputs to the first gate in the chain are square-wave. In the simulation tests, the circuit has been found to operate up to the power-clock frequency of 160 MHz, and down to 1.5 V peak-to-peak sinusoidal power-clock supply voltage.
III. SIMULATION AND EXPERIMENTAL RESULTS
A comparison of energy consumption vs. power-clock frequency has been made against the 2N2D logic [6] , and the logic proposed in [7] . The results obtained by simulation on the chain of 2:1 MUX gates are shown in Fig. 6 . PAL outperforms the other two logic families in this comparison, while operated from a single two-phase power-clock supply.
A 1600-stage PAL shift register, a part of which is shown in Fig. 2 , has been fabricated in the 1.2 CMOS technology available through MOSIS. For testing purposes, conventional dc-supplied CMOS buffers were placed between selected PAL outputs and the output pins. Odd stages are supplied by PC, even stages by PC. Fig. 7 shows experimental waveforms obtained for the power-clock frequency equal to 10 MHz, and a periodic test sequence 11101000 passed through the shift register. The sinusoidal power-clocks were 3.6 V peakto-peak, with 1.8 V dc offset. The conventional buffers are supplied by 4 Vdc, and operate as voltage comparators: the logic high can be observed at an output pin as a pulse centered around the peak of the power-clock waveform. The experimental waveforms verify operation of the PAL shift register. More extensive tests, including power-consumption measurements, are under way.
IV. CONCLUSION
The pass-transistor adiabatic logic (PAL) circuit described here is a dual-rail logic supplied by a single two-phase AC power clock. The PAL gate complexity is relatively low: a PAL gate consists of true and complementary NMOS functional blocks, and a pair of cross-coupled PMOS devices. In simulation tests using a standard 1.2 m CMOS technology, the circuit has been found to operate up to 160 MHz clock frequency and down to 1.5 V peak-to-peak sinusoidal powerclock supply. It outperforms the previously published adiabatic logic techniques in terms of energy consumption. Operation of a 1600-stage PAL shift register fabricated in the 1.2 m CMOS has been experimentally verified.
